News

AMD Unveils Subsequent-Gen EPYC Milan-X CPUs, First To Function 3D V-Cache Tech With Insane 804 MB Cache

Written by Jeff Lampkin

AMD has formally unveiled its first server product to ship with 3D V-Cache expertise, the third Gen EPYC Milan-X. The subsequent-generation Zen 3 CPUs retain the excellent Zen 3 core structure and additional improve efficiency in quite a lot of compute-intensive workloads via enhance cache.

AMD Unveils Milan-X: That includes Zen 3 Cores With Enhanced 3D V-Cache Stack Design For Up To 804 MB Cache Per Chip

The AMD EPYC Milan-X lineup is not any thriller, we already noticed the chips listed at a number of retailers & preliminary specs had been listed too. Now we all know the precise core clocks and the quantity of cache that the brand new Zen 3 chips with 3D V-Cache vertical chiplets stacking expertise will supply for server clients.

AMD Unveils Intuition MI200 ‘Aldebaran’ GPU, First 6nm MCM Product With 58 Billion Transistors, Over 14,000 Cores & 128 GB HBM2e Reminiscence

AMD EPYC Milan-X server CPU lineup will consist of 4 processors. The EPYC 7773X options 64 cores and 128 threads, the EPYC 7573X options 32 cores and 128 threads, the EPYC 7473X options 24 cores and 48 threads whereas the EPYC 7373X options 16 cores and 32 threads. The fashions together with their OPN codes are:

  • EPYC 7773X 64 Core (100-000000504)
  • EPYC 7573X 32 Core (100-000000506)
  • EPYC 7473X 24 Core (100-000000507)
  • EPYC 7373X 16 Core (100-000000508)

The flagship AMD EPYC 7773X will rock 64 cores, 128 threads and have a most TDP of 280W. The clock speeds might be maintained at 2.2 GHz base and three.5 GHz enhance whereas the cache quantity will drive as much as an insane 768 MB. This consists of the usual 256 MB of L3 cache that the chip options so primarily, we’re taking a look at 512 MB coming from the stacked L3 SRAM which signifies that every Zen 3 CCD will characteristic 64 MB of L3 cache. That is an insane 3x enhance over the prevailing EPYC Milan CPUs.

The second mannequin is the EPYC 7573X which options 32 cores and 64 threads with a 280W TDP. The bottom clock is maintained at 2.8 GHz and the enhance clock is rated at as much as 3.6 GHz. The full cache is 768 MB for this SKU too. Now curiously, you need not have 8 CCDs to succeed in 32 cores as that may be achieved with a 4 CCD SKU too however contemplating that you just’d want double the quantity of stack cache to succeed in 768 MB, that does not seem like a really economical choice for AMD and therefore, even the lower-core rely SKUs could be that includes the complete 8-CCD chips.

With that mentioned, we have now the EPYC 7473X which is a 24 core and 48 thread variant with a 2.8 GHz base and three.7 GHz enhance clock and a TDP of 240W whereas the 16 core and 32 thread EPYC 7373X is configured at a 240W TDP with a base clock of three.05 GHz and three.8 GHz enhance clock and  768 MB of cache.

TSMC’s Second 2nm Plant Sparks Environmental Considerations For Water & Energy Utilization

AMD EPYC Milan-X 7003X Server CPU (Preliminary) Specs:

CPU Title Cores / Threads Base Clock Enhance Clock LLC (3D SRAM) L3 Cache (V-Cache + L3 Cache) L2 Cache TDP Value (Retailer) Value (MSRP)
AMD EPYC 7773X 64 / 128 2.2 GHz 3.500 GHz Sure (64 MB per CCD) 512 + 256 MB 32 MB 280W (cTDP 225W Down / 280W Up) $10,476.99 US TBA
AMD EPYC 7763 64 / 128 2.45 GHz 3.500 GHz N/A 256 MB 32 MB 280W (cTDP 225W Down / 280W Up) $9424.99 US $7890 US
AMD EPYC 7573X 32 / 64 2.80 GHz 3.600 GHz Sure (64 MB per CCD) 512 + 256 MB 32 MB 280W (cTDP 225W Down / 280W Up) $6654.99 US TBA
AMD EPYC 7543 32 / 64 2.80 GHz 3.700 GHz N/A 256 MB 32 MB 225W (cTDP 225W Down / 240W Up) $4291.99 US $3761 US
AMD EPYC 7473X 24 / 48 2.80 GHz 3.700 GHz Sure (64 MB per CCD) 512 + 256 MB 12 MB 240W (cTDP 190W Down / 250W Up) $4643.99 US TBA
AMD EPYC 7443 24 / 48 2.85 GHz 4.000 GHz N/A 128 MB 12 MB 200W (cTDP 165W Down / 200W Up) $2293.99 US $2010 US
AMD EPYC 7373X 16 / 32 3.05 GHz 3.800 GHz Sure (64 MB per CCD) 512 + 256 MB 8 MB 240W (cTDP 190W Down / 250W Up) $5595.99 US TBA
AMD EPYC 7343 16 / 32 3.20 GHz 3.900 GHz N/A 128 MB 8 MB 190W (cTDP 165W Down / 200W Up) $1784.99 US $1565 US

A single 3D V-Cache stack would incorporate 64 MB of L3 cache that sits on prime of the TSV’s already featured on current Zen 3 CCD’s. The cache will add upon the prevailing 32 MB of L3 cache for a complete of 96 MB per CCD. AMD additionally acknowledged that the V-Cache stack can go as much as 8-hi which suggests a single CCD can technically supply as much as 512 MB of L3 cache along with the 32 MB cache per Zen 3 CCD. So with a 64 MB of L3 cache, you possibly can technically stand up to 768 MB of L3 cache (8 3D V-Cache CCD stacks = 512 MB) which might be a mammoth enhance in cache measurement.

3D V-Cache may simply be one side of the EPYC Milan-X lineup. AMD may introduce quicker clocks as 7nm continues to mature and we are able to see a lot quicker efficiency from these stacked chips. As for efficiency, AMD showcased a 66% efficiency uplift in RTL verifications with Milan-X versus the usual Milan CPU. A stay demo showcased how Synopsys VCS Purposeful verification take a look at was accomplished by Milan-X 16-core SKU a lot quicker than the non-X 16 core SKU.

AMD has introduced that Milan-X could have broad platform availability via their companions reminiscent of CISCO, DELL, HPE, Lenovo, and Supermicro whereas the launch is deliberate for Q1 of 2023.

AMD EPYC CPU Households:

Household Title AMD EPYC Naples AMD EPYC Rome AMD EPYC Milan AMD EPYC Milan-X AMD EPYC Genoa AMD EPYC Bergamo AMD EPYC Turin
Household Branding EPYC 7001 EPYC 7002 EPYC 7003 EPYC 7003X? EPYC 7004? EPYC 7005? EPYC 7006?
Household Launch 2017 2019 2021 2023 2023 2023-2024? 2024-2025?
CPU Structure Zen 1 Zen 2 Zen 3 Zen 3 Zen 4 Zen 4 Zen 5
Course of Node 14nm GloFo 7nm TSMC 7nm TSMC 7nm TSMC 5nm TSMC 5nm TSMC 3nm TSMC?
Platform Title SP3 SP3 SP3 SP3 SP5 SP5 SP5
Socket LGA 4094 LGA 4094 LGA 4094 LGA 4094 LGA 6096 LGA 6096 LGA 6096
Max Core Rely 32 64 64 64 96 128 256
Max Thread Rely 64 128 128 128 192 256 512
Max L3 Cache 64 MB 256 MB 256 MB 768 MB? 384 MB? TBD TBD
Chiplet Design 4 CCD’s (2 CCX’s per CCD) 8 CCD’s (2 CCX’s per CCD) + 1 IOD 8 CCD’s (1 CCX per CCD) + 1 IOD 8 CCD’s with 3D V-Cache (1 CCX per CCD) + 1 IOD 12 CCD’s (1 CCX per CCD) + 1 IOD 12 CCD’s (1 CCX per CCD) + 1 IOD TBD
Reminiscence Help DDR4-2666 DDR4-3200 DDR4-3200 DDR4-3200 DDR5-5200 DDR5-5600? DDR5-6000?
Reminiscence Channels 8 Channel 8 Channel 8 Channel 8 Channel 12 Channel 12 Channel TBD
PCIe Gen Help 64 Gen 3 128 Gen 4 128 Gen 4 128 Gen 4 128 Gen 5 TBD TBD
TDP Vary 200W 280W 280W 280W 320W (cTDP 400W) 320W (cTDP 400W) 480W (cTDP 600W)

About the author

Jeff Lampkin

Jeff Lampkin was the first writer to have joined gamepolar.com. He has since then inculcated very effective writing and reviewing culture at GamePolar which rivals have found impossible to imitate. His approach has been to work on the basics while the whole world was focusing on the superstructures.