We are supported by readers, when you click & purchase through links on our site we earn affiliate commission. Learn more.

AMD EPYC Milan-X Server CPUs Leak Out, Up To 64 Zen 3 Cores & Presumably 3D V-Cache Stacks

AMD’s next-generation EPYC Milan-X CPUs which is able to function 3D Chiplet packaging has leaked out by Momomo_US. The lineup will function an middleman answer earlier than the Zen 4 powered EPYC Genoa lineup arrives later in 2022-2023.

AMD’s EPYC Milan-X Server CPU SKUs Leak Out, Up To 64 Cores With 3D V-Cache Expertise?

AMD has thus far confirmed that it’s bringing 3D V-Cache chip stacking know-how to its Zen 3 core structure. The know-how would first be launched on next-generation Ryzen Desktop CPUs & from the appears of it, one other main product within the works with 3D V-Cache is Milan-X. AMD Milan-X has been identified for some time and will probably be just like present Milan EPYC 7003 CPUs besides they will get main modifications within the type of chiplet stacking.

EVGA X570 DARK Motherboard Pictured In All Its Glory, Monster Overclocking For AMD Ryzen CPUs

Following are the AMD EPYC 7003X Milan-X SKUs that had been leaked:

  • EPYC 7773X 64 Core (100-000000504)
  • EPYC 7573X 32 Core (100-000000506)
  • EPYC 7473X 24 Core (100-000000507)
  • EPYC 7373X 16 Core (100-000000508)

Curiously, all 4 SKUs listed right here retain the identical core counts as present variants so we aren’t going to see CCD upon CCD degree stacking so quickly. The CCDs retain their integral cache depend however will get a lift from the added SRAM cache by means of chiplet stacking.

Now what we all know concerning the 3D V-Cache know-how is that it’s achieved by means of the usage of Micro Bump (3D) & a number of TSV interconnects. The interconnect makes use of a model new hydrophilic Dielectric-Dielectric Bonding with Direct CU-CU bonding which was designed and co-optimized in partnership with TSMC. The 2 particular person silicons (chiplets) are bonded collectively utilizing this know-how. The 3D know-how options 9 Micron Pitch bonds.

AMD Radeon RX 6600 Non-XT Efficiency Simulated From Radeon Professional W6600

A single 3D V-Cache stack would incorporate 64 MB of L3 cache that sits on high of the TSV’s already featured on present Zen 3 CCD’s. The cache will add upon the present 32 MB of L3 cache for a complete of 96 MB per CCD. AMD additionally said that the V-Cache stack can go as much as 8-hi which implies a single CCD can technically supply as much as 512 MB of L3 cache along with the 32 MB cache per Zen 3 CCD. So with a 64 MB of L3 cache, you’ll be able to technically rise up to 768 MB of L3 cache (8 3D V-Cache CCD stacks = 512 MB) which will probably be a mammoth improve in cache measurement.

3D V-Cache might simply be one facet of the EPYC Milan-X lineup. AMD may introduce sooner clocks as 7nm continues to mature and we are able to see a lot sooner efficiency from these stacked chips. It is usually attention-grabbing that the OPN codes for these processors are prepared which implies that a launch by late 2022 is very doubtless which might imply Milan-X could be the primary chip to introduce 3D V-Cache.

AMD EPYC CPU Households:

Household IdentifyAMD EPYC NaplesAMD EPYC RomeAMD EPYC MilanAMD EPYC Milan-XAMD EPYC Genoa
Household BrandingEPYC 7001EPYC 7002EPYC 7003EPYC 7003X?EPYC 7004?
Household Launch20172019202120222022
CPU StructureZen 1Zen 2Zen 3Zen 3Zen 4
Course of Node14nm GloFo7nm TSMC7nm TSMC7nm TSMC5nm TSMC
Platform IdentifySP3SP3SP3SP3SP5
SocketLGA 4094LGA 4094LGA 4094LGA 4094LGA 6096
Max Core Rely3264646496
Max Thread Rely64128128128192
Max L3 Cache64 MB256 MB256 MB768 MB?384 MB?
Chiplet Design4 CCD’s (2 CCX’s per CCD)8 CCD’s (2 CCX’s per CCD) + 1 IOD8 CCD’s (1 CCX per CCD) + 1 IOD8 CCD’s with 3D V-Cache (1 CCX per CCD) + 1 IOD12 CCD’s (1 CCX per CCD) + 1 IOD
Reminiscence AssistDDR4-2666DDR4-3200DDR4-3200DDR4-3200DDR5-5200
Reminiscence Channels8 Channel8 Channel8 Channel8 Channel12 Channel
PCIe Gen Assist64 Gen 3128 Gen 4128 Gen 4128 Gen 4128 Gen 5
TDP Vary200W280W280W280W320W (cTDP 400W)